OCT.14.2002 9:31PM

TOWNSEND&TOWNSEND

NO.615 P.5/13 10/28/02

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office, Examiner Paul B. Brock II at fax number 1-703-872-9318 on

Attorney Docket No.: 015114-047930US

Client Ref. No.: A293-D1

DOJEGO 14, 2002

TOWNSEND and TOWNSEND and GREW LLP

The state of the s

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Raminda U. Madurawe et al.

Application No.: 09/606,252

Filed: June 28, 2000

For: HIGH VOLTAGE MOS DEVICES WITH HIGH GATED-DIODE

BREAKDOWN VOLTAGE AND PUNCH-THROUGH VOLTAGE Examiner: Paul E. Brock II

Art Unit: 2815

AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

FAX COPY RECEIVED

OCT 1 5 2002

TECHNOLOGY CENTER 280°

Sir:

In response to the office action mailed April 15, 2002, please amend the above-identified application as follows:

IN THE CLAIMS:

Please cancel claims 21-26, 39, and 41 without prejudice. Please amend claims 27, 31, and 38 as indicated. Please add new claims 42-44.

1 27. (Amended) A method of fabricating a transistor in an integrated
2 circuit device comprising:
3 providing a semiconductor substrate;
4 forming a gate xide on the semiconductor substrate;
5 forming a gate on the gate xide;